Pages

Wednesday, September 26, 2012

Xilinx SFI-S IP Reference Design

Xilinx SFI-S IP Reference Design Video Clips. Duration : 3.08 Mins.


The SFI-S IP Reference Design targets Xilinx 7 series FPGAS Using GTX or GTH serial transceivers to implement a bidirectional 10 data channel SFI-S interface at 111.8 Gb/s.

0 comments:

Post a Comment